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2Abstract
In this work, we propose the Bilayer Graphene Tunnel Field Effect Transistor (BG-TFET) as a device suitable
for fabrication and circuit integration with present-day technology. It provides high Ion/Ioff ratio at ultra-low supply
voltage, without the limitations in terms of prohibitive lithography and patterning requirements for circuit integration
of graphene nanoribbons. Our investigation is based on the solution of the coupled Poisson and Schro¨dinger equations
in three dimensions, within the Non-Equilibrium Greens (NEGF) formalism on a Tight Binding Hamiltonian. We
show that the small achievable gap of only few hundreds meV is still enough for promising TFET operation, providing
a large Ion/Ioff ratio in excess of 103 even for a supply voltage of only 0.1 V. Key to this performance is the low
quantum capacitance of bilayer graphene, which permits to obtain an extremely small sub-threshold swing S smaller
than 20 mV/decade at room temperature.
Keywords: bilayer graphene, NEGF, tunnel FET, low-power device.
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3I. INTRODUCTION
Very recent theoretical and experimental papers [1], [2], [3], [4] have shown the possibility of inducing an energy
gap (Egap) in bilayer graphene by means of an applied electric field perpendicular to the graphene plane. This
property could open the possibility of fabricating carbon-based electron devices, for which a semiconducting gap
is required, with state-of-the-art lithography. Let us stress that the alternative option of inducing a gap by means
of lateral confinement to fabricate graphene nanoribbon Field Effect Transistors (FETs) [5] requires single-atom
control and prohibitive lithography to define widths close to 1 nm [6].
Since the largest attainable Egap in bilayer graphene is of few hundreds meV, band-to-band tunneling strongly
limits device performance, so that the Ion/Ioff ratio of the drain current is typically smaller than 10 [7].
One can however turn this limitation into an advantage, fully exploiting band-to-band tunneling instead of
avoiding it, like in Tunnel FETs (TFETs), which have been widely investigated in the past through experiments
and simulations, considering different channel materials [8], [9], [10].
The main appeal of TFETs is the possibility of obtaining a sub-threshold swing S well below that obtained in
conventional FETs, which would in turn allow to strongly reduce the supply voltage for digital logic well below
0.5 V, and consequently the power consumption [8].
In this regard, it has been recently observed [11] that one-dimensional carbon-based devices are more promising
than planar silicon devices, because of the small carrier effective mass, that enhances the Ion current, and of the
small quantum capacitance in the ON state, which guarantees good electrostatic control of the channel through the
gate voltage, improving S.
In this letter, we propose the realization of an ultra-low-power Bilayer Graphene TFET (BG-TFET) and inves-
tigate its performance by means of numerical simulations based on the self-consistent solution of the 3D Poisson
and Schro¨dinger equations, within the Non-Equilibrium Green’s (NEGF), implemented in our open source code
NanoTCAD ViDES [12].
We show that a large Ion/Ioff ratio in excess of 103 can be obtained for a voltage VDD of only 0.1 V. The low
quantum capacitance of bilayer graphene allows us to grab the advantages provided by one-dimensional carbon
channels also with a planar — more easily manufacturable — structure, and to achieve very low S.
II. RESULTS AND DISCUSSION
The Schro¨dinger equation has been solved within a pz orbital basis set in the real space, and details can be found
in [7], [13].
The device structure is depicted in Fig. 1a. The considered device is a double-gate BG-TFET, driven by two
independent gates, biased with Vtop and Vbottom, respectively. The channel length L is 40 nm, and the p+ and n+
reservoirs are 40 nm long and doped with molar fraction f . The bilayer graphene is embedded in an SiO2 dielectric,
3 nm-thick, with relative dielectric constant εr=3.9. A gate overlap has also been taken into account, whose effects
will be discussed later on.
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4In Fig. 1a a band edge profile of the TFET in the OFF state is also shown. Since the potential in the vertical
direction falls linearly, the device is in the OFF state (minimum current in the channel) for Vbottom = Vmin ≡
(Vtop − Vbottom)/2 + VDS/2, where VDS is the drain-to-source voltage.
The conduction and valence bands can be divided in five sub-regions along the transport direction: the source,
the so-called virtual source, the channel, the virtual drain and the drain. Deep in the source and drain regions the
conduction and the valence bands coincide because the vertical electric field rapidly goes to zero. A gap is induced
in all the regions surrounded by the top and the bottom gates, where a differential voltage Vdiff ≡ Vtop − Vbottom
is imposed, i.e. in the virtual source and drain regions and in the channel.
Six different fluxes of carriers contribute to transport, identified with a letter in Fig. 1a: tunneling electrons (A
and B fluxes), tunneling holes (E and D fluxes) and thermally emitted electrons (C) and holes (F). In order to obtain
a small Ioff , all mentioned fluxes have to be minimized through proper band engineering.
One solution could be inducing a large energy gap, which translates in imposing a large vertical electric field.
This option is however limited by the breakdown field of the oxide, and by the gate leakage current. To this purpose,
we have chosen SiO2 as a gate dielectric, which guarantees an intrinsic breakdown field close to 14 MV/cm [14]
(well above the simulated vertical electric fields), and a large graphene/SiO2 band offset (larger than 3 eV), which
ensures very small gate leakage currents.
The molar fraction of the source and drain leads instead determines E1 and E2, the difference between the
mid-gap potential in the channel (Eref ) and the mid-gap in the virtual drain and in the drain, respectively (same
considerations obviously follow for the source): the higher f , the higher E1 and E2. Decreasing E1 and E2 can
help in reducing E and D (or A and B in the source), but in turns increases of thermionic emission (C and F).
Let us focus on the performance of the BG-TFET with ultra-low supply voltage VDD=0.1 V. In Fig. 1b we show
the transfer characteristics as a function of Vbottom of a device with molar fraction f = 2.5 × 10−3, for fixed
differential gate voltages Vdiff =6, 6.5, 7 and 8 V.
As can be noted, differently from what happens in double gate BG-FETs [7], the BG-TFET can be perfectly
switched off, with a steep sub-threshold behavior (always smaller than 20 mV/dec) and a large Ion/Ioff ratio also
for a very low VDD (e.g. Ion/Ioff=4888 for Vdiff=8 V).
Due to the large vertical electric field, particular attention has also to be posed on the gate leakage current. We
can estimate its value using a well-tested analytical model for Si-SiO2 gate stacks based on WKB approximation of
the triangular barrier [15]. We find that the gate current is of the order of 10−6 µA/µm for Vdiff = 7 V, and 10−4
µA/µm for Vdiff = 8 V, i.e. negligible with respect to the smallest drain currents considered in our simulations.
In Fig. 2a we show the transfer characteristics as a function of Vbottom, for Vdiff=7 V, and for different dopant
molar fractions f in the drain and source leads. As f is increased, the Ion/Ioff ratio degrades, since Ioff increases,
while Ion remains almost constant.
In Fig. 2b, we show the transfer characteristics as a function of gate overlap. As can be seen, the smaller the
overlap, the higher the Ioff current, since it is the energy gap of the virtual reservoirs that suppresses tunneling
from contacts to the channel.
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5In order to investigate the performance of single-gate devices, we have also performed simulations of a device
with asymmetric gate oxide thicknesses (Fig. 2c): top oxide is 3 nm, and the bottom oxide is 9 nm. In this case
the bottom gate voltage is kept at a constant bias of −12 V, whereas the top gate is used as the control gate.
As can be noted, an Ion/Ioff ratio of few hundreds can be still obtained. The sub-threshold swing (and then
the Ion/Ioff ratio) can be improved with a thicker bottom oxide of the order of 100 nm, that would reduce the
capacitive coupling between channel and bottom gate. We however limited our analysis to 9 nm, because of numerical
convergence problems encountered when dealing with larger structures.
As noted in Ref. [11], one-dimensional channels are typically more appealing for tunneling device applications
than planar two-dimensional channels, since their quantum capacitance CQ is smaller than the electrostatic capaci-
tance Cox even in the ON state. Such condition guarantees a good gate control over the potential barrier and larger
Ion/Ioff .
In Fig. 3a, we show φC , the electrostatic potential in the middle of the channel, as a function of the bottom gate
voltage, for f = 2.5×10−3 and Vdiff = 7 V. On the same plot, we also show the line φC = Vbottom−Vmin+VDS/2,
corresponding to ideal control of the channel potential from the gate voltage. As can be seen, also for larger gate
voltages, φC reasonably follows Vbottom, and no channel potential saturation is observed. As indeed shown in
Fig. 3b, where the ratio CQ/Cox is depicted, for small voltages the device is working in the Quantum Capacitance
Limit (i.e. CQ ≪ Cox), whereas for larger values CQ is comparable with Cox. However, it never reaches the
condition CQ ≫ Cox as in silicon TFETs. As a consequence, despite its bidimensionality, bilayer graphene is
appealing for tunneling devices applications.
III. CONCLUSION
In conclusions, we have performed a numerical analysis of a bilayer graphene tunnel field effect transistors,
based on the self-consistent solution of the 3D Poisson/Schro¨dinger equations, within the NEGF formalism. Large
Ion/Ioff ratios can be obtained even for an ultra-low supply voltage of only 100 mV, thanks to an extremely
steep sub-threshold slope. The low quantum capacitance of bilayer graphene allows the BG-TFET to have most
of the advantages of one-dimensional TFETs, but none of the disadvantages in terms of structure patterning and
lithography. Indeed, since present-day lithography is adequate for the fabrication of BG-TFETs, and the single-
gate driving option with constant bottom gate bias is suitable for planar integration, we consider the device very
promising for fabrication experiments and circuit integration.
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7Fig. 1. a) Sketch of the double-gate bilayer graphene TFET: the channel length is 40 nm, and n+ and p+ reservoirs are 40 nm long with
molar fraction f . The device is embedded in 3 nm-thick SiO2 dielectric. Vtop and Vbottom are the voltages applied the top and bottom gate,
respectively. Gate overlap has been also considered. Below, band edge profile of the device in the OFF state; b) Transfer characteristics of the
double-gate BG-TFET for different Vdiff . f is equal to 2.5× 10−3 and VDS = 0.1 V.
Fig. 2. a) Transfer characteristics of TBG-FETs for Vdiff=7 V, VDS = 0.1 V, and different molar fractions f . Vmin=-3.55 V; b) Transfer
characteristics of BG-TFET for Vdiff=7 V, VDS = 0.1 V, and different gate overlap. Vmin=-3.55 V. c) Transfer characteristic for a device
with asymmetric oxide thicknesses: the top oxide thickness is 3 nm, and the bottom oxide thickness is 9 nm. Vbottom is fixed to -12 V and
VDS = 0.1 V.
Fig. 3. a) electrostatic potential in the middle of the channel φC as a function of the bottom gate voltage (solid line). The dashed line refers
the case in which the gate control is ideal, i.e. φc = (Vbottom − Vmin) + VDS/2. In the inset the equivalent capacitance circuit of the device
is shown; b) ratio of the quantum capacitance CQ and the oxide capacitance Cox.
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